3D Full Wave Cross-Talk Simulation of Multilayer PCB
The current trend in the silicon industry toward higher levels of integration generates chips with densities of tens of millions of transistors. As a consequence, the signal switching frequency in modem digital equipment is beyond the gigahertz range. When the bandwidth requirement increases, the electrical properties of the interconnects affect and limit the integrity of the traveling digital signals. These phenomena also have an impact on the electromagnetic compatibility (EMC) performance of the system since corrupted signals can easily increase the unwanted electromagnetic interference (EMI).
Until recently, designers performing high-speed PCB simulations were mostly concerned with finding IBIS models for drivers and receivers, but currently the complexity in high speed signals demands additional types of models, not only for IC buffers, but also for packages, vias and connectors. This is a really challenging task, therefore 3D EM field solvers have to be used in order to generate touchstone files or equivalent circuit models to be used in, for example, SPICE-based circuit simulators.
The work presented here was carried out with CST MICROWAVE STUDIO® (CST MWS) and summarises the work by Zianmin Zhang, Kelvin Qiu and Qinghua Bill Chen of Cisco Systems, Inc, presented at DesignCon 2008 [1].
Figure 1: PCB Photo and Imported ODB++ Model in CST MWS
Figure 1 illustrates a complex multilayer (26 layers) PCB imported into CST MWS by using the ODB++ file, which was directly generated from the Cadence® Allegro® *.brd file.
Figure 2: Port Assignments in CST MWS
The port assignment is represented in Figure 2, where the main dimensions of the PCB are also highlighted.
Figure 3: Measurement setup
Measurements are performed by means of a Vector Network Analyzer (VNA) by using a standard SOLT calibration technique (see Figure 3).
Figure 4: Measured versus Simulated S-Parameters
Figure 4 illustrates the comparison between the CST MWS results and the measured results. A very good correlation can be observed for the two considered scattering parameters (cross coupling) over the considered frequency range.
Figure 5: Proposed improved measurements based on Micro-probing and TRL-Deembedding
Some discrepancy in the results may be attributed to the measurement set-up. In this case, a micro-probing technique may be more appropriate. A more reliable TRL calibration would allow the length of the cable to be de-embedded as well as the connectors. Figure 5 shows the proposed measurement set-up based on these techniques. This study is planned and will be reported in a future article. Furthermore, the dielectric properties of the material characterizing the PCB were not provided by the manufacturing company and a constant value of dielectric loss was assigned within the considered frequency range.
It has been demonstrated how traditional "rule of thumb" approaches can no longer be used in the Signal Integrity analysis of real high speed PCB structures. This can also easily generate a failure due to inaccuracies, over-simplified modeling, approximation of important physical behaviour etc. The increased complexity of multilayer PCBs, the reduced distance between signal lines, and, at the same time, the increased operating frequency make signal integrity studies (NEXT/FEXT types, eye diagram, TDR as well as S-parameters calculation) with accurate 3D EM field simulators indispensable.
[1] Antonio Ciccomancini Scogna, Jianmin Zhang, Kelvin Qiu, Qinghua Bill Chen, "Modeling Issues and Possible Solutions in the Design of High Speed Systems with Signals at 20 Gbps," DesignCon, 5-TA3, Feb. 2008.
CST Article "3D Full Wave Cross-Talk Simulation of Multilayer PCB"
last modified 21. May 2008 12:57
printed 15. Mar 2010 4:54, Article ID 403
URL:
All rights reserved.
Without prior written permission of CST, no part of this publication may be
reproduced by any method, be stored or transferred into an electronic data processing system, neither mechanical or by any other method.
Article ID: 403
Last modified: 21. May 2008 12:57
Other Articles
This article is concerned with the important issue of Signal Integrity and the application of CST MICROWAVE STUDIO®
to the investigation of the characterisation of an SMA connector on a multi-layer PCB.
Read full article..
The example design is a classic hairpin filter with a bandwidth of 3.6 to 4.3 GHz. The hairpin filter was designed for a return loss better than -20dB across the band.
CST DESIGN STUDIO™ was used to design and tune the filter, the resulting layout was then verfied with the 3D- EM simulation software CST MICROWAVE STUDIO®.
Read full article..
This example shows the simulation of a conductor backed coplanar waveguide with a ground via fence for reducing EMI radiation. The excellent agreement between simulation and simulated results can be observed.
Read full article..
The 3rd Dimension: This inductive, mostly planar structure contains an air bridge.
Read full article..
A portion of a backplane, designed with the Cadence Allegro® layout tool, is imported into CST MICROWAVE STUDIO®. This section consists of a differential pair with vias which go through the board. The structure was analyzed in Microwave Studio. The simulation results demonstrate the impact of backdrilling the signal vias to improve the signal integrity performance. A detailed SPICE model of the transmission path is created and its accuracy is verified.
Read full article..