CMOS VCSEL Driver Design using CST MICROWAVE STUDIO® and Agilent ADS
We briefly explore several approaches to modeling the OEIC driver design starting with a purely analog approach with no parasitics or other physical effects. The circuit performance is monitored as more and more physical effects are included. The highest fidelity modeling includes a CST MWS 3D model for the package.
Figure 1: Analog solution containing transistors and basic RC components
Figure 2: Multilayer parasitics and substrate modeling
Figure 3: Package model imported to CST MWS from Agilent momentum
The artwork, substrate layers and metallization layers can be exported from Agilent momentum to CST MWS through a single menu
Figure 4: S-parameters from CST MWS exported to a touchstone format
The test bench for the driver design was used to simulate various cases (ideal circuit with no parasitics,circuit with multilayer library components,circuit with multilayer components and Agilent momentum solution of the package,circuit with multilayer components and CST MWS solution of the package), all at two different data rates of 1GB/sec and 2.5 GB/sec.
Top-level circuit simulation was performed in Agilent ADS utilizing the S-parameters of the package model exported from CST MWS.
Figure 5: Top-level circuit simulation in Agilent ADS for the driver design
At 1 gigabit per second,the circuit is well behaved and the eye transitions which include the 3D EM effects are distinct. At 2.5 gigabits per second, once again it is evident that increasing the level of physical effects in the simulation results in greater emphasis of non-idealities in the design.
Figure 6: Results for 1 GB/sec data rate simulation
The inclusion of the CST MWS 3D EM result yields the most accurate representation of the package for this driver design which enables the greatest likelihood of 1st pass design success.
Figure 7: Standard workflow using CST MWS and Agilent ADS
CST Article "CMOS VCSEL Driver Design using CST MICROWAVE STUDIO® and Agilent ADS"
last modified 31. Jul 2008 9:35
printed 21. Nov 2008 1:50, Article ID 109
URL:
All rights reserved.
Without prior written permission of CST, no part of this publication may be
reproduced by any method, be stored or transferred into an electronic data processing system, neither mechanical or by any other method.
Article ID: 109
Last modified: 31. Jul 2008 9:35
Other Articles
This application note describes the use of CST MICROWAVE STUDIO® in optimising the geometry of a free standing nested annular slot type Frequency Selective Surface (FSS). An isolation of better than 20 dB between the 316.5-325.5 GHz and 349.5-358.5 frequency bands was achieved in both the TE and TM planes for a 45 degree incident plane wave, while the insertion loss was below 1 dB.
Read full article..
The pierce type gun example demonstrates the analysis of an electrically large gun configuration using CST PARTICLE STUDIO™
Read full article..
Radio Frequency Identification Systems (RFID) are widely used and allow advanced solutions for a variety of applications in the area of authentication, ticketing, access control, supply management, parking, payment, vending,etc. The example presented here is a RFID Readercoil "P81" from Legic Ident Systems and was modeled and solved using the frequency domain solver of CST MICROWAVE STUDIO® (CST MWS). The sensitivity of the computed complex input impedance with respect to substrate tolerances is computed and was compared to measurement data.
Read full article..
A standardized spherical phantom head such as the one described in this example is commonly used for SAR investigations and measurements.
Read full article..
An RJ45 connector model, imported from Pro/E®, is simulated in CST MICROWAVE STUDIO®. The time domain waveforms are compared to TDR measurements. Model and results courtesy of North East Systems Associates (NESA).
Read full article..