CMOS VCSEL Driver Design using CST MICROWAVE STUDIO® and Agilent ADS
We briefly explore several approaches to modeling the OEIC driver design starting with a purely analog approach with no parasitics or other physical effects. The circuit performance is monitored as more and more physical effects are included. The highest fidelity modeling includes a CST MWS 3D model for the package.
Figure 1: Analog solution containing transistors and basic RC components
Figure 2: Multilayer parasitics and substrate modeling
Figure 3: Package model imported to CST MWS from Agilent momentum
The artwork, substrate layers and metallization layers can be exported from Agilent momentum to CST MWS through a single menu
Figure 4: S-parameters from CST MWS exported to a touchstone format
The test bench for the driver design was used to simulate various cases (ideal circuit with no parasitics,circuit with multilayer library components,circuit with multilayer components and Agilent momentum solution of the package,circuit with multilayer components and CST MWS solution of the package), all at two different data rates of 1GB/sec and 2.5 GB/sec.
Top-level circuit simulation was performed in Agilent ADS utilizing the S-parameters of the package model exported from CST MWS.
Figure 5: Top-level circuit simulation in Agilent ADS for the driver design
At 1 gigabit per second,the circuit is well behaved and the eye transitions which include the 3D EM effects are distinct. At 2.5 gigabits per second, once again it is evident that increasing the level of physical effects in the simulation results in greater emphasis of non-idealities in the design.
Figure 6: Results for 1 GB/sec data rate simulation
The inclusion of the CST MWS 3D EM result yields the most accurate representation of the package for this driver design which enables the greatest likelihood of 1st pass design success.
Figure 7: Standard workflow using CST MWS and Agilent ADS
CST Article "CMOS VCSEL Driver Design using CST MICROWAVE STUDIO® and Agilent ADS"
last modified 14. May 2008 4:19
printed 14. May 2008 4:19, Article ID 109
URL:
All rights reserved.
Without prior written permission of CST, no part of this publication may be
reproduced by any method, be stored or transferred into an electronic data processing system, neither mechanical or by any other method.
Article ID: 109
Last modified: 14. May 2008 4:19
Other Articles
This article presents the use of CST MICROWAVE STUDIO® (CST MWS) for the simulation of large IC packages. From the time domain simulation network parameters can be extracted and further processed in CST DESIGN STUDIO™.
Read full article..
This example shows the simulation of a conductor backed coplanar waveguide with a ground via fence for reducing EMI radiation. The excellent agreement between simulation and simulated results can be observed.
Read full article..
This structure for mobile communication in LTCC technology combines a diplexer for the GSM and DCS frequency bands with a low pass filter for each band.
Read full article..
Nearly full-sized performance from a spherical coil only 1/6th as long in the E-plane normal direction as a half-wave dipole antenna.
Read full article..
We present the RCS and surface current simulation for an electrically large helicopter. The simulation is done using a plane wave excitation at 7GHz. The helicopter is approximately 180 wavelengths in size. The calculation is performed with the Integral Equation solver of CST MICROWAVE STUDIO® using the Multilevel Fast Multipole Method. The solver is very accurate and efficient in terms of complexity for simulating electrically large structures.
Read full article..