Cross-SSN analysis in multilayer Printed Circuit Boards
As digital circuits became faster and more power is involved, direct coupling in multilayer Printed Circuit Boards (PCBs) among power (PWR) planes becomes a major concern for Signal Integrity (SI) and Electromagnetic Interference (EMI). CST MICROWAVE STUDIO® has been succesfully used for the analysis of the noise which propagates from a power plane to another power plane due to their proximity, named cross-simultaneous switching noise (X-SSN).
Figure 1: Test board with in evidence the SMA connector
Figure 1 represents a real view of the multilayer PCB, while Figure 2 illustrates a CST MWS simplified model (with only SMA A1 and B) and a cross section of the SMA connector with connecting pins.
Figure 2: CST MWS model and SMA connector detail
CST MWS results present a very good agreement with the measurements over the entire frequency range of interest (40MHz-5GHz), as illustrated in Fig.3.
Figure 3: Comparison between measured and simulated S-parameters between connectors A1 and B
To decrease the coupling between two consecutive PWR planes, a GND plane is interposed between them in the original stack-up and the updated model has been simulated by means of CST MWS. The comparison of |S21| magnitude, computed between A1 and B1 for the two stack-up is shown in Fig.4. It confirms a decrease of the coupling of around 50 dB up to 800 MHz and then a decrease of around 30 dB.
Figure 4: Comparison between |S21| of the original stack-up and the modified one.
The use of CST MWS avoids the unecessary building-up a new PCB setup and hence allows easy and efficient prototyping rather than time-intensive and costly measurements. It provides design engineers with a tool for accurate Signal Integrity prediction and analysis.
CST Article "Cross-SSN analysis in multilayer Printed Circuit Boards"
last modified 28. Nov 2005 5:19
printed 3. Sep 2010 11:23, Article ID 223
URL:
All rights reserved.
Without prior written permission of CST, no part of this publication may be
reproduced by any method, be stored or transferred into an electronic data processing system, neither mechanical or by any other method.
Article ID: 223
Last modified: 28. Nov 2005 5:19
Other Articles
In this article the simulation of parasitic effects in a standard IC package is shown. The transient simulator in CST MICROWAVE STUDIO® (CST MWS) offers the advantage, that effects such as crosstalk and signal delay can be investigated in both time and frequency domain. Additionally, the simulation results can be used to generate an equivalent RLC network model that has the same S-Parameters as the 3D EM simulation but can be included in the overal circuit simulation of the logical parts of the IC.
Read full article..
This article deals with the modeling and simulation of shielded twisted pairs with CST CABLE STUDIO™. The quality of braided shields is investigated with respect to perfect solid shields. Crosstalk effects are calculated for unshielded twisted pairs, poorly shielded twisted pairs, and twisted pairs with high-quality shields. Explanations are given for the set up of realistic simulations in order to be able to compare them with measurement results.
Read full article..
A UWB dipole antenna composed of circular arms containing a special feeding system is modeled simulated using CST MICROWAVE STUDIO®, the results of which are presented in this article. The design, developed by IETR-INSA / Thomson R&D France, shows good broadband matching (3-10 GHz) and an omnidiectional radiation pattern up to 6 GHz.
Read full article..
The CST EM STUDIO™ Thermal Solver has been applied to simulate the temperature distribution of a dual-mode filter. The current density distribution inside the lossy conductive metals is precomputed by CST MICROWAVE STUDIO® acting as the thermal source.
Read full article..
The target of this study was to understand the impact of low cost digital (=non-RF) packages on high-speed interface drivers and receivers. The studied low cost package was a 64-pin SQFP with dimensions 10x10 mm2, and with body thickness of 1 mm. The 1.4x1.4 mm2 IC with an active area of 0.01 mm2 was mounted on silicon substrate. The bond wires were of gold, with wire diameter 20 µm with bond pad pitch of 70 µm. The considered package contains the physical layer of a serial high-speed chip-to-chip interface circuit, operating with data rates up to 1 Gbit/s.
Read full article..