Electrical Fast Transient/Burst (EFT/B) Susceptibility of an LV Circuit Breaker
The coupled voltage at component level has been simulated using CST MWS for two PCB releases of the same Low Voltage Circuit Breaker (LV-CB) electronic control scheme. EFT/B was applied to auxiliary inputs/outputs cabel, as in Figure 1. The Low Voltage Circuit breaker (LV-CB) open/close control is performed by means of a digital signal exchange between an ASIC and a micro-controller, each located on two separate boards (horizontal and vertical boards) and linked together with a flexible flat multi-conductor cable. The first PCB release allowed only one GND conductor of the flexible cable between the two boards, while four GND conductors were allowed for the second one.
The assumption was made that a spurious open/close operation occured when noise was added to the digital signals (SER_load signals) and that major coupling between EFT/B and SER_load signals came from common mode coupling between the two separate board GND planes. In such a case, any common mode voltage between the two board GND planes (Umc) is entirely added to the SER_load signals ( Fig.2).
Figure 1: Simulation focuses on the case (3), where EFT/B is applied to auxiliary inputs/outputs.
Figure 2: Equivalent electronic circuit with common mode voltage.
Coupled voltage between the two boards is the result of a fully 3D field propagation effect including a complete direct and reverse wave combination between the source and all the connected loads on the PCB. The 3D model, where the electric path between EFT/B to SER_load included EFT/B generator, coupling capacitor, cables, and PCB GND plane, has been entered in CST MICROWAVE STUDIO® (Figure 3). One pulse of the EFT/B time signal was applied at the excitation port (Port 1) and the common mode time signal voltage (Umc) between the two GND planes was recorded.
Figure 3: Equivalent 3D model of the Low Voltage circuit breaker PCB GND plane.
The simulated Umc voltage for PCB (a) is plotted in Figure 4. It can be seen that it significantly exceeds the allowed noise margin even for the lowest EFT/B level (2 kV). The SER_load signals are disturbed and a spurious open/close operation occured during EFT/B injection. This result matches well with the experiment.
Figure 4: Simulated PCB (a) Umc voltage.
The simulated results of Umc voltage for PCB (b) are plotted in Figure 5. It can be seen that the voltage only touches the allowed noise margin for the highest EFT/B level (3 kV). This result correlates well with experimental results.
Figure 5: Simulated PCB (b) Umc voltage.
The time to simulate the Umc voltage in the CST MWS per PCB release was less than 2 hours on a Pentium II 233 MHz, 256 MB RAM.
CST Article "Electrical Fast Transient/Burst (EFT/B) Susceptibility of an LV Circuit Breaker"
last modified 9. Nov 2005 4:20
printed 10. Feb 2012 10:31, Article ID 237
URL:
All rights reserved.
Without prior written permission of CST, no part of this publication may be
reproduced by any method, be stored or transferred into an electronic data processing system, neither mechanical or by any other method.
Article ID: 237
Last modified: 9. Nov 2005 4:20
Other Articles
Winfried Krämer, Hirschmann Automation and Control GmbH
Hirschmann Automation and Control is one of the leading providers of industrial Ethernet at bitrates up to 10 Gigabit per second. Using CST MWS we have examined signal paths regarding signal quality, crosstalk and EMC related issues and have identified influences of vias, stackup and other parameters affecting the quality of our high speed interfaces. As the measurement of impedance of critical pins in the power delivery system is challenging, a simulation allows us to evaluate the position dependent information. Furthermore, we also succeeded in improving housing design in RF-matters, tag and optimize the “sites of crime”. Using the capabilities of a simulation helps us to fit the “first shot” layout into a demanding environment and also to optimize an existing layout to ensure performance at growing requirements to the designs. Additionally, it gives us a cost and time effective possibility to answer the “what if” – questions and visualize the points of interest helps to generate reliable constrains.
Read full article..
This article describes the design flow for a high speed connector using different simulation tools. The goal is to enable a first pass design without time-intensive and costly iteration steps. In addition to other simulation tools, CST MICROWAVE STUDIO® (CST MWS) is used during different stages of the design process to find fundamental design parameters and to predict the behaviour of a complete telecommunication system.
Read full article..
In this presentation CST MICROWAE STUDIO was used for plasma uniformity prediction through the E/H-field and power loss distribution. The plasma source S-parameter are analysed and the impedance-matching-network for different antenna is designed. Finally a high-frequency & large-area plasma source is analysed.
Dr. Hyun-su Jun, KAIST, Low-temperature plasma lab. Presentation on the Korean CST User Group Meeting 2009.
Read full article..
This article demonstrates how properties of the resonant modes of photonic crystal (PhC) point defect cavities are obtained from transient solver simulations using CST MICROWAVE STUDIO®. In this example a single point defect in a triangular lattice of air holes in a high refractive index slab is used. Properties of particular interest are: the resonance frequency, intrinsic Q factor and field distribution of the resonant modes. The cavity is excited using discrete ports, and the spectral features are recorded with point probes. The Q factor is determined from the energy decay rate and using auto regressive filtering. 2D and 3D field monitors record the field distributions.
Read full article..
A physically based method is used for estimating the equivalent circuit
model of an SMA connector soldered on the top plane of a multi-layer board and connected to a single-end stripline. Starting
from the scattering parameters (S-parameters) evaluated using a simulation software package, the equivalent circuit is extracted
by modeling each part of the structure. The circuit is then validated by comparing the outputs obtained via circuit-level simulation
of the extracted physical circuit with those computed by means of the full wave solution.
Read full article..