Using CST MWS for Signal Integrity problems
In recent years the modern electronic systems are moving towards higher complexity circuits with faster signal transmission rate and operating frequency. Signal Integrity problems are a very important for design engineers and, due to stringent market requirements, full wave simulation is required.
The S-parameters of two complex multilayer PCB (Fig.1 and Fig.3) are measured by means of a network analyzer and the results are compared with those from CST MWS.
Figure 1: Top/bottom 50mm microstrips in 4 layer PCB
Figure 2: Comparison between measured and simulated S-parameters results
Figure 3: 500mm long stripline in a multilayer PCB
Figure 4: Comparison between measured and simulated S-parameters results
As shown in Figures 2 and 4, the CST MWS results are in good agreement with measurements. Futhermore, an equivalent electromagnetic model of the Surface Mounted Adapter (SMA) is also developed and incorporated in the structure of the simulated board in order to evaluate the effect of the introduced discontinuities.
The surface current is evaluated by means of CST MWS and a 3D plot is illustrated in Fig.5
Figure 5: 3D Surface current plot on SMA connectors
CST Article "Using CST MWS for Signal Integrity problems"
last modified 12. Jan 2006 5:02
printed 11. Mar 2010 8:05, Article ID 224
URL:
All rights reserved.
Without prior written permission of CST, no part of this publication may be
reproduced by any method, be stored or transferred into an electronic data processing system, neither mechanical or by any other method.
Article ID: 224
Last modified: 12. Jan 2006 5:02
Other Articles
John Contreras and Al Wallash, Hitachi Global Storage Technologies, presentation at the 5th North American Userforum, 2008.
Read full article..
The unique network co-simulation feature in CST STUDIO SUITE™ 2009 enables a direct transient simulation of a 3D CST MICROWAVE STUDIO® (CST MWS) structure with non-linear lumped components or circuit networks in CST DESIGN STUDIO™ (CST DS).
This article shows the application of this feature to the simulation of a Step Recovery Diode (SRD) pulse generator.
Read full article..
The shielding effectiveness (SE) of an enclosure has been simulated by using the CST MICROWAVE STUDIO® (CST MWS) and then compared to measurement from a known reference case.
Read full article..
The target of this study was to understand the impact of low cost digital (=non-RF) packages on high-speed interface drivers and receivers. The studied low cost package was a 64-pin SQFP with dimensions 10x10 mm2, and with body thickness of 1 mm. The 1.4x1.4 mm2 IC with an active area of 0.01 mm2 was mounted on silicon substrate. The bond wires were of gold, with wire diameter 20 µm with bond pad pitch of 70 µm. The considered package contains the physical layer of a serial high-speed chip-to-chip interface circuit, operating with data rates up to 1 Gbit/s.
Read full article..
The actual trend in the silicon industry toward higher levels of integration generates chips with densities of tens of millions of transistors. As a consequence, the signal switching frequency in modem digital equipment is beyond the gigahertz range. When the bandwidth requirement increases, the electrical properties of the interconnections affect and limit the integrity of the traveling digital signals.
These phenomena also have an impact on the electromagnetic compatibility (EMC) performance of the system since corrupted signals can easily increase the unwanted electromagnetic interference (EMI).
This article summaries the simulations and measurement carried out using CST MICROWAVE STUDIO® on a multilayered PCB.
Read full article..