CST – Computer Simulation Technology

Fewest Vias Design for Microstrip Guard Trace by Using Overlying Dielectric

Title:
Fewest Vias Design for Microstrip Guard Trace by Using Overlying Dielectric
Author(s):
Yung-Shou Cheng, Wei-Da Guo, Guang-Hwa Shiue, Hung-Hsiang Cheng, Chen-Chao Wang, Ruey-Beei Wu
Source:
Electrical Performance of Electronic Packaging, 2008 IEEE-EPEP
Vol./Issue/Date:
27-29 Oct. 2008
Year:
2006
Page(s):
321-324
Abstract:
The unwanted ringing noise owing to the resonance related to the spacing of shorting vias on microstrip guard traces might degrade the signal quality of adjacent interconnects. This paper proposes a novel design method to reduce the ringing noise by overlying a thin dielectric with higher dielectric constant onto the original microstrip substrate. It has the advantages of minimizing the required number ofshorting vias and achieving less restricted circuit routing.
Document:

Back to References

contact support

Your session has expired. Redirecting you to the login page...