Passive channels pose significant challenges to serial link transmission for single-ended buses running at very high speeds. With the combined increase in data rates and routing density, crosstalk has become a major source of noise in current PCB designs. Reduced bit-to-bit, bytelane-to-bytelane and channel-to-channel spacing makes timing/voltage active margin analysis more challenging especially for single-ended and bidirectional buses. For this reason simulating a full pad-to-pad link is becoming increasingly desirable. Being able to quickly identify worst case lanes and quantify crosstalk impact is crucial. Such an approach is still very challenging especially for complex systems where the location and nature of aggressor signals change when moving from one component (package, board and connector) to the next.
This webinar will cover different aspects of the challenges in high-speed link modeling including chips, packages, PCB’s, connectors and their interactions. A real-world high-speed memory bus test vehicle will be used for the correlation study. Full-wave electromagnetic modeling of the complete 3D link as well as a hybrid 2D/3D link modeling approach will be demonstrated and correlation for both passive (TDR/VNA) and active (system margins) measurements will be presented. The impact on system-level performance is analyzed by comparing results with and without crosstalk from adjacent lanes.
For more information contact CST or call +49-6151-7303-0.