CST – Computer Simulation Technology

3D EM Modeling of a DDR4 Memory Channel

Designing channels for the DDR4 memory architecture is a challenging task due to the wide-band single-ended interface reaching data rates of 3.2GB/s (soon to be extended to 4.266GB/s) per copper lane at a low-voltage of 1.2V. The spectral content can easily reach 15GHz, which means the routing of these signals requires techniques and considerations as they are used in microwave technology. In order to meet tight specifications for cost, power and performance within short design cycles, it is desirable to have a set of modelling guidelines that help to streamline the pre-and post-layout analysis.

In this webinar, we will focus on both design and modeling aspects of the DDR4 memory architecture. While discussing design, we will answer the following questions: What are the acceptable Signal-to-Power and Signal-to-Ground ratios at the controller balls and SDRAM pins? Are we forced to adopt micro- or blind vias? And are we obliged to use high-cost PCB stackups? ...

The modeling section of the webinar will look at the importance of return path discontinuities. When should we use a 2D approach and when do we need 3D full-wave solver? Can we adopt a "cascaded S-parameter” approach to modeling a channel, where each component is simulated separately, or must we revert to "combined 3D modeling", in which the full channel – controller package, motherboard and DIMM connector – are combined in a single 3D CAD model?

Rate this Video

    Related Videos

  • Power Delivery Network (PDN) Analysis

    This webinar consists of two parts. The first part will highlight the role of simulation in the design of PCB power delivery network (PDN) systems, including the voltage regulator module (VRM), decoupling capacitors (decap), and the spreading parasitic...

  • Design and Characterization of SerDes Channels

    This webinar will highlight the key features for SerDes Channel Design in CST STUDIO SUITE including the new eye diagram tool, demonstrating realistic transmitter and receiver models including jitter, modulation and equalization at both the pre-layout...

  • High-Speed Serial Link: Full-Wave EM Modeling Methodology and Measurement Correlation

    Passive channels pose significant challenges to serial link transmission for single-ended buses running at very high speeds. With the combined increase in data rates and routing density, crosstalk has become a major source of noise in current PCB designs....

  • High Speed and High Power Connector Design

    As data transfer rates increase and complexity grows, designing high-speed connectors is becoming increasingly challenging, especially with multiple compliance regulations to meet. A precise analysis of the connector in isolation as well as the connector...

  • EMC Simulation of Consumer Electronic Devices

    All consumer electronic devices need to meet EMC standards. By including EMC compliant design at an early stage, additional costly iterations can be avoided later on down the line. In this webinar we will present how board-level EMC design can significantly...

contact support

Your session has expired. Redirecting you to the login page...