CST – Computer Simulation Technology

Chip/Package/Board: Constraint Driven Co-Design

 

Memory interfaces have single-ended data rates in the 1GHz-plus range and serial links are running upwards of 10 gigabits per second. A precise analysis of each of these signals is required at silicon, package and board level. The design and optimization performed on each one of these interconnection levels must be done in a global context.

This eSeminar proposes a global methodology which combines three dimensional (3D) electromagnetic (EM) analysis for PCB and package with chip power switching macro-modeling. Differences between a segmentation approach (where silicon, package and PCB are analyzed separately and then combined with standard cascading technique) and an integrated/global approach (where chip, package and PCB are analyzed as single entity in a co-simulation mode) are discussed and based on the results, guidelines are outlined.

Rate this Video

    Related Videos

  • TSV and Interposer: Modeling, Design and Characterization

    3D ICs promise “more than Moore” integration by packing a lot of functionality into small form factors. Interposers along with TSVs play an important role in 3D integration from an electrical, thermal and mechanical point of view. The goal of this webinar...

  • PCB and Package Co-Design and Co-Optimization

    The drive for higher performance leads to increasing complexity and miniaturization of electronic circuit on-chip, more functionality on package level and high density PCB boards. PCB/Package designers are therefore taking the electrical environment via...

  • High-Speed Serial Link: Full-Wave EM Modeling Methodology and Measurement Correlation

    Different aspects of the challenges in high-speed link modeling will be covered, including chips, packages, PCB’s, connectors and their interactions. Full-wave EM modeling of link will be demonstrated and correlation for both passive and active measurements...

  • EDA Workflow using CST MICROWAVE STUDIO - From Layout to Eye Diagram

    This eSeminar will present 3D EM Signal Integrity simulation using CST MICROWAVE STUDIO®. It will demonstrate the PCB layout import and the 3D full wave simulation of a realistic multilayer PCB. Standard outputs will be shown along with eye diagram and...

  • True Signal / Power Integrity Co-Extraction and Simulation

    We present a rigorous approach to signal/power integrity modelling using a single model for the channel that includes both signal nets and power delivery network, allowing SI/PI co-simulation with unprecedented accuracy. 3D EM simulation and model extraction...

contact support

Your session has expired. Redirecting you to the login page...