CST – Computer Simulation Technology

Chip/Package/Board: Constraint Driven Co-Design


Memory interfaces have single-ended data rates in the 1GHz-plus range and serial links are running upwards of 10 gigabits per second. A precise analysis of each of these signals is required at silicon, package and board level. The design and optimization performed on each one of these interconnection levels must be done in a global context.

This eSeminar proposes a global methodology which combines three dimensional (3D) electromagnetic (EM) analysis for PCB and package with chip power switching macro-modeling. Differences between a segmentation approach (where silicon, package and PCB are analyzed separately and then combined with standard cascading technique) and an integrated/global approach (where chip, package and PCB are analyzed as single entity in a co-simulation mode) are discussed and based on the results, guidelines are outlined.

    Related Videos

  • TSV and Interposer: Modeling, Design and Characterization

    The goal of this eSeminar is to demonstrate a complete design methodology for TSVs used in interposers by means of three 3D full wave EM simulations. A comparative analysis of various configurations of signal delivery networks in 3D interposers for high...

  • High-Speed Serial Link: Full-Wave EM Modeling Methodology and Measurement Correlation

    Different aspects of the challenges in high-speed link modeling will be covered, including chips, packages, PCB’s, connectors and their interactions. Full-wave EM modeling of link will be demonstrated and correlation for both passive and active measurements...

  • True Signal / Power Integrity Co-Extraction and Simulation

    We present a rigorous approach to signal/power integrity modeling using a single model for the channel that includes both signal nets and power delivery network, allowing SI/PI co-simulation with unprecedented accuracy. 3D EM simulation and model extraction...

  • EMC Simulation of Consumer Electronic Devices

    All consumer electronic devices need to meet EMC standards. By including EMC compliant design at an early stage, additional costly iterations can be avoided later on down the line. In this eSeminar we will discuss both board-level EMC and system level...

  • PCB Design Rules that really matter

    Go beyond DFM rule checking. This presentation introduces a smart design rule checking platform that includes knowledge of the electrical signals on modern digital PCBs. Make sure that your design can be manufactured and will work.

contact support

Your session has expired. Redirecting you to the login page...