CST – Computer Simulation Technology

Chip/Package/Board: Constraint Driven Co-Design

 

Memory interfaces have single-ended data rates in the 1GHz-plus range and serial links are running upwards of 10 gigabits per second. A precise analysis of each of these signals is required at silicon, package and board level. The design and optimization performed on each one of these interconnection levels must be done in a global context.

This webinar proposes a global methodology which combines three dimensional (3D) electromagnetic (EM) analysis for PCB and package with chip power switching macro-modeling. Difference between segmentation approach (where silicon, package and PCB are analyzed separately and then combined with standard cascading technique) and integrated/global approach (where chip, package and PCB are analyzed as single entity in a co-simulation mode) are discussed and based on the results, guidelines are outlined.

Rate this Video

    Related Videos

  • EDA Workflow using CST MICROWAVE STUDIO - From Layout to Eye Diagram

    This webinar will present 3D EM Signal Integrity simulation using CST MICROWAVE STUDIO. It will demonstrate the PCB layout import and the 3D full wave simulation of a realistic multilayer PCB. Standard outputs like S-Parameters, Time Domain Reflection...

  • TSV and Interposer: Modeling, Design and Characterization

    3D ICs promise “more than Moore” integration by packing a lot of functionality into small form factors. Interposers along with TSVs play an important role in 3D integration from an electrical, thermal and mechanical point of view. The goal of this webinar...

  • High-Speed Serial Link: Full-Wave EM Modeling Methodology and Measurement Correlation

    Passive channels pose significant challenges to serial link transmission for single-ended buses running at very high speeds. With the combined increase in data rates and routing density, crosstalk has become a major source of noise in current PCB designs....

  • True Signal / Power Integrity Co-Extraction and Simulation

    We present a rigorous approach to signal/power integrity modelling using a single model for the channel that includes both signal nets and power delivery network, allowing SI/PI co-simulation with unprecedented accuracy. 3D EM simulation and model extraction...

  • Simulating Dielectric and Conductor loss Components including the Influence of Trace Edge

    The drive toward increased integration densities of electronic devices has led to smaller transmission line conductor sizes and structures consisting of multiple lossy dielectrics. At the same time, higher bit-rates of 100 GBits/s, has led to increased...

contact support

Your session has expired. Redirecting you to the login page...