CST – Computer Simulation Technology

High-Speed Serial Link: Full-Wave EM Modeling Methodology and Measurement Correlation

 

Passive channels pose significant challenges to serial link transmission for single-ended buses running at very high speeds. With the combined increase in data rates and routing density, crosstalk has become a major source of noise in current PCB designs. Reduced bit-to-bit, bytelane-to-bytelane and channel-to-channel spacing makes timing/voltage active margin analysis more challenging especially for single-ended and bidirectional buses. For this reason simulating a full pad-to-pad link is becoming increasingly desirable. Being able to quickly identify worst case lanes and quantify crosstalk impact is crucial. Such an approach is still very challenging especially for complex systems where the location and nature of aggressor signals change when moving from one component (package, board and connector) to the next....

This eSeminar will cover different aspects of the challenges in high-speed link modeling including chips, packages, PCB’s, connectors and their interactions. A real-world high-speed memory bus test vehicle will be used for the correlation study. Full-wave electromagnetic modeling of the complete 3D link as well as a hybrid 2D/3D link modeling approach will be demonstrated and correlation for both passive (TDR/VNA) and active (system margins) measurements will be presented. The impact on system-level performance is analyzed by comparing results with and without crosstalk from adjacent lanes.

    Related Videos

  • PCB and Package Co-Design and Co-Optimization

    The drive for higher performance leads to increasing complexity and miniaturization of electronic circuit on-chip, more functionality on package level and high density PCB boards. PCB/Package designers are therefore taking the electrical environment via...

  • Power Delivery Network (PDN) Analysis

    This eSeminar will highlight the role of simulation in the design of PCB power delivery network (PDN) systems, demonstrate the decap optimizing tool, and will cover the measurement methodology for the PDN impedance of the power supply plane of the PCB.

  • High Speed and High Power Connector Design

    In this eSeminar we will present the benefits of CST STUDIO SUITE® for the simulation of high-speed connectors. Multiple examples will be used to demonstrate features such as online TDR and cross-probing, with the aim of identifying impedance mismatches...

  • EMC Simulation of Consumer Electronic Devices

    All consumer electronic devices need to meet EMC standards. By including EMC compliant design at an early stage, additional costly iterations can be avoided later on down the line. In this eSeminar we will discuss both board-level EMC and system level...

  • Design and Characterization of SerDes Channels

    This eSeminar will highlight the key features for SerDes Channel Design in CST STUDIO SUITE® including the new eye diagram tool, demonstrating realistic transmitter and receiver models including jitter, modulation and equalization at both the pre-layout...

contact support

Your session has expired. Redirecting you to the login page...