CST – Computer Simulation Technology

High-Speed Serial Link: Full-Wave EM Modeling Methodology and Measurement Correlation

 

Passive channels pose significant challenges to serial link transmission for single-ended buses running at very high speeds. With the combined increase in data rates and routing density, crosstalk has become a major source of noise in current PCB designs. Reduced bit-to-bit, bytelane-to-bytelane and channel-to-channel spacing makes timing/voltage active margin analysis more challenging especially for single-ended and bidirectional buses. For this reason simulating a full pad-to-pad link is becoming increasingly desirable. Being able to quickly identify worst case lanes and quantify crosstalk impact is crucial. Such an approach is still very challenging especially for complex systems where the location and nature of aggressor signals change when moving from one component (package, board and connector) to the next....

This eSeminar will cover different aspects of the challenges in high-speed link modeling including chips, packages, PCB’s, connectors and their interactions. A real-world high-speed memory bus test vehicle will be used for the correlation study. Full-wave electromagnetic modeling of the complete 3D link as well as a hybrid 2D/3D link modeling approach will be demonstrated and correlation for both passive (TDR/VNA) and active (system margins) measurements will be presented. The impact on system-level performance is analyzed by comparing results with and without crosstalk from adjacent lanes.

0 of 5 Stars
5 Stars
0%
4 Stars
0%
3 Stars
0%
2 Stars
0%
1 Stars
0%

    Related Videos

  • High Speed and High Power Connector Design

    In this eSeminar we will present the benefits of CST Studio Suite® for the simulation of high-speed connectors. Multiple examples will be used to demonstrate features such as online TDR and cross-probing, with the aim of identifying impedance mismatches...

  • EMC Simulation of Consumer Electronic Devices

    All consumer electronic devices need to meet EMC standards. By including EMC compliant design at an early stage, additional costly iterations can be avoided later on down the line. In this eSeminar we will discuss both board-level EMC and system level...

  • Power Delivery Network (PDN) Analysis

    This eSeminar will highlight the role of simulation in the design of PCB power delivery network (PDN) systems, demonstrate the decap optimizing tool, and will cover the measurement methodology for the PDN impedance of the power supply plane of the PCB.

  • Chip/Package/Board: Constraint Driven Co-Design

    This eSeminar proposes a global methodology which combines three dimensional electromagnetic analysis for PCB and package with chip power switching macro-modeling. Differences between a segmentation approach and an integrated/global approach are discussed...

  • TSV and Interposer: Modeling, Design and Characterization

    The goal of this eSeminar is to demonstrate a complete design methodology for TSVs used in interposers by means of three 3D full wave EM simulations. A comparative analysis of various configurations of signal delivery networks in 3D interposers for high...

contact support

Your session has expired. Redirecting you to the login page...

We use cookie to operate this website, improve its usability, personalize your experience, and track visits. By continuing to use this site, you are consenting to use of cookies. You have the possibility to manage the parameters and choose whether to accept certain cookies while on the site. For more information, please read our updated privacy policy


Cookie Management

When you browse our website, cookies are enabled by default and data may be read or stored locally on your device. You can set your preferences below:


Functional cookies

These cookies enable additional functionality like saving preferences, allowing social interactions and analyzing usage for site optimization.


Advertising cookies

These cookies enable us and third parties to serve ads that are relevant to your interests.