CST – Computer Simulation Technology

Jitter Compliance of SerDes Channel

As the data rate keeps increasing for SerDes channels, signal integrity becomes more and more important in the design process. Passive channels with good S-parameters (e.g. low insertion loss) can no longer ensure that the signal has good timing or that it will pass the jitter compliance test. The jitter budget is usually defined at a low bit error rate and it is hard for both simulation and measurement to obtain jitter at this low bit rate.

The Eye Diagram tool in CST Studio Suite® allows engineers to perform jitter analysis efficiently at the very beginning of SerDes channel design as it integrates important techniques for timing analysis (e.g. equalization, encoding and calculation of data independent jitter) in a user friendly GUI. The statistical method used means that jitter at a very low bit error rate can be quickly and accurately estimated. ...

In this eSeminar, we will present the jitter calculation methodology used in simulations and measurements. By using the example of a UBS 3.1 Type C connector, we will show how to simulate complicated SerDes channels in 3D and perform jitter analysis with the Eye Diagram tool .


Longfei BAI
  • Longfei Bai
  • Longfei Bai is a SIMULIA Solution Consultant supporting customers with EDA. He completed his B.S. at the University of Electronic Science and Technology of China in 2011 and M.S. degrees at the Technische Universität Darmstadt in 2015 in the field of electrotechnics. Bai’s primary focus is now on SI, PI and EMC on PCB, package and chip.

5 of 5 Stars
5 Stars
4 Stars
3 Stars
2 Stars
1 Stars

    Related Videos

  • Multiphysics Simulation for Integrated PCB Design and Operation Environment Analysis

    Increasing demands for Print Circuit Boards (PCBs) to have more versatile functions, higher speeds and smaller footprints pose significant challenges to their design. This eSeminar focuses on how a holistic simulation approach can allow designers to identify...

  • Designing Interconnects with Complete Technology | eSeminar

    As digital speeds increase, connectors and interconnects have become more challenging to design. In addition to this, the design requirements themselves are becoming broader in scope. This eSeminar will show how “Complete Technology” can leverage a diverse...

  • CST Studio Suite 2019

    The CST Studio Suite 2019 release contains many new features and improvements for solving Maxwell’s equations and related problems. This eSeminar will highlight some of the best of those improvements and new features, including classical electromagnetic...

  • CST STUDIO SUITE 2018 Technology Highlights

    This eSeminar will highlight some of the best improvements and new features in CST Studio Suite®, including classical EM-simulations, workflows, multiphysics and coupled simulations.

  • New Features for EDA & EMC/EMI Workflows in CST Studio Suite 2016

    This eSeminar will demonstrate the new features and tools available in CST Studio Suite® 2016 and its use in EDA and EMC applications. We will show how an integrated EM simulation approach can help improve the design of individual components, packages...

contact support

Your session has expired. Redirecting you to the login page...

We use cookie to operate this website, improve its usability, personalize your experience, and track visits. By continuing to use this site, you are consenting to use of cookies. You have the possibility to manage the parameters and choose whether to accept certain cookies while on the site. For more information, please read our updated privacy policy

Cookie Management

When you browse our website, cookies are enabled by default and data may be read or stored locally on your device. You can set your preferences below:

Functional cookies

These cookies enable additional functionality like saving preferences, allowing social interactions and analyzing usage for site optimization.

Advertising cookies

These cookies enable us and third parties to serve ads that are relevant to your interests.