CST – Computer Simulation Technology

PCB Design Rules that really matter

We all use rule checking when creating a printed circuit board design. However, most of the rules that we check against apply to manufacturing. Passing those rules will not guarantee that our board meets the stringent signal integrity, power integrity, and EMC requirements of today’s high speed, low power and highly integrated systems.

While some performance related measures (such as differential net length) can be checked for in modern PCB layout platforms, the thresholds for these measures must be defined by the user. Unless this user is a seasoned expert in the field of signal integrity power integrity and EMC, they will run a high risk of choosing thresholds that are too conservative or too aggressive, leading to over-design or failure.

This presentation introduces CST BOARDCHECK®: a smart design rule-checking platform that includes knowledge of signal parameters such as rise/fall times, voltage swing, and data rate. CST BOARDCHECK assigns a validated set of geometrical thresholds to each net individually, depending on the signal that it carries (DDR, PCI, Ethernet, USB). Learn how CST BOARDCHECK takes rule checking to the next level.

Rate this Video

    Related Videos

  • Simulating Dielectric and Conductor Loss Components including the Influence of Trace Edge

    An overview of dielectric and conductor loss component parameterizations and set up will be given. This will include the trace cross-section shape influence on conductor loss, an often overlooked phenomenon. Options for including surface roughness contribution...

  • TSV and Interposer: Modeling, Design and Characterization

    3D ICs promise “more than Moore” integration by packing a lot of functionality into small form factors. Interposers along with TSVs play an important role in 3D integration from an electrical, thermal and mechanical point of view. The goal of this webinar...

  • PCB and Package Co-Design and Co-Optimization

    The drive for higher performance leads to increasing complexity and miniaturization of electronic circuit on-chip, more functionality on package level and high density PCB boards. PCB/Package designers are therefore taking the electrical environment via...

  • Power Delivery Network (PDN) Analysis

    This eSeminar will highlight the role of simulation in the design of PCB power delivery network (PDN) systems, demonstrate the decap optimizing tool, and will cover the measurement methodology for the PDN impedance of the power supply plane of the PCB.

  • High-Speed Serial Link: Full-Wave EM Modeling Methodology and Measurement Correlation

    Different aspects of the challenges in high-speed link modeling will be covered, including chips, packages, PCB’s, connectors and their interactions. Full-wave EM modeling of link will be demonstrated and correlation for both passive and active measurements...

contact support

Your session has expired. Redirecting you to the login page...