CST – Computer Simulation Technology

Power Delivery Network (PDN) Analysis

 

Moore’s Law states that the number of transistors in an integrated circuit (IC) will approximately double every two years, which means that IC designs are becoming ever denser. As a result, semiconductor industries are now moving to smaller process geometry. This has the additional benefit of helping also to reduce the power consumption as the supply voltage decreases. However, it increases the total current demand, which creates challenges from a power delivery standpoint because of the stringent noise requirement.

This webinar consists of two parts. The first part will highlight the role of simulation in the design of PCB power delivery network (PDN) systems, including the voltage regulator module (VRM), decoupling capacitors (decap), and the spreading parasitic of the power/ground plane. The PDN analysis will focus on both the static case (voltage or IR-Drop) and AC analysis in the frequency domain, with the main focus on PDN impedance....

In addition to the AC analysis, we will also demonstrate the decap optimizing tool, which is mainly used to optimize the number of decaps while reaching the target impedance. A brief explanation about the SSO (simultaneously switching output) and the major challenges for simulating this (SI/PI co-simulation) will close the first part of this webinar. The second part of the webinar will cover the measurement methodology for the PDN impedance of the power supply plane of the PCB. This will include the measurement the PDN impedance from only one side of the PCB without the connector.

Rate this Video

    Related Videos

  • 3D EM Modeling of a DDR4 Memory Channel

    Designing channels for the DDR4 memory architecture is a challenging task due to the wide-band single-ended interface reaching data rates of 3.2GB/s (soon to be extended to 4.266GB/s) per copper lane at a low-voltage of 1.2V. The spectral content can...

  • Design and Characterization of SerDes Channels

    This webinar will highlight the key features for SerDes Channel Design in CST STUDIO SUITE including the new eye diagram tool, demonstrating realistic transmitter and receiver models including jitter, modulation and equalization at both the pre-layout...

  • High-Speed Serial Link: Full-Wave EM Modeling Methodology and Measurement Correlation

    Passive channels pose significant challenges to serial link transmission for single-ended buses running at very high speeds. With the combined increase in data rates and routing density, crosstalk has become a major source of noise in current PCB designs....

  • High Speed and High Power Connector Design

    As data transfer rates increase and complexity grows, designing high-speed connectors is becoming increasingly challenging, especially with multiple compliance regulations to meet. A precise analysis of the connector in isolation as well as the connector...

  • EMC Simulation of Consumer Electronic Devices

    All consumer electronic devices need to meet EMC standards. By including EMC compliant design at an early stage, additional costly iterations can be avoided later on down the line. In this webinar we will present how board-level EMC design can significantly...

contact support

Your session has expired. Redirecting you to the login page...