CST – Computer Simulation Technology

Power Delivery Network (PDN) Analysis

 

Moore’s Law states that the number of transistors in an integrated circuit (IC) will approximately double every two years, which means that IC designs are becoming ever denser. As a result, semiconductor industries are now moving to smaller process geometry. This has the additional benefit of helping also to reduce the power consumption as the supply voltage decreases. However, it increases the total current demand, which creates challenges from a power delivery standpoint because of the stringent noise requirement.

This eSeminar consists of two parts. The first part will highlight the role of simulation in the design of PCB power delivery network (PDN) systems, including the voltage regulator module (VRM), decoupling capacitors (decap), and the spreading parasitic of the power/ground plane. The PDN analysis will focus on both the static case (voltage or IR-Drop) and AC analysis in the frequency domain, with the main focus on PDN impedance....

In addition to the AC analysis, we will also demonstrate the decap optimizing tool, which is mainly used to optimize the number of decaps while reaching the target impedance. A brief explanation about the SSO (simultaneously switching output) and the major challenges for simulating this (SI/PI co-simulation) will close the first part of this webinar. The second part of the eSeminar will cover the measurement methodology for the PDN impedance of the power supply plane of the PCB. This will include the measurement the PDN impedance from only one side of the PCB without the connector.

    Related Videos

  • Design and Characterization of SerDes Channels

    This eSeminar will highlight the key features for SerDes Channel Design in CST STUDIO SUITE® including the new eye diagram tool, demonstrating realistic transmitter and receiver models including jitter, modulation and equalization at both the pre-layout...

  • PCB and Package Co-Design and Co-Optimization

    The drive for higher performance leads to increasing complexity and miniaturization of electronic circuit on-chip, more functionality on package level and high density PCB boards. PCB/Package designers are therefore taking the electrical environment via...

  • High-Speed Serial Link: Full-Wave EM Modeling Methodology and Measurement Correlation

    Different aspects of the challenges in high-speed link modeling will be covered, including chips, packages, PCB’s, connectors and their interactions. Full-wave EM modeling of link will be demonstrated and correlation for both passive and active measurements...

  • High Speed and High Power Connector Design

    In this eSeminar we will present the benefits of CST STUDIO SUITE® for the simulation of high-speed connectors. Multiple examples will be used to demonstrate features such as online TDR and cross-probing, with the aim of identifying impedance mismatches...

  • EMC Simulation of Consumer Electronic Devices

    All consumer electronic devices need to meet EMC standards. By including EMC compliant design at an early stage, additional costly iterations can be avoided later on down the line. In this eSeminar we will discuss both board-level EMC and system level...

contact support

Your session has expired. Redirecting you to the login page...