CST – Computer Simulation Technology

Design and Characterization of SerDes Channels


High Speed Channel Design typically involves two stages. In the pre-layout stage, the design space is explored through what-if analysis. In the post-layout stage the functionality is verified before a prototype can be manufactured. In both stages, realistic transmitter and receiver models including jitter, modulation and equalization need to be considered.

This eSeminar will highlight the key features for SerDes Channel Design in CST STUDIO SUITE®, including the new eye diagram tool.

Rate this Video

    Related Videos

  • Power Delivery Network (PDN) Analysis

    This eSeminar will highlight the role of simulation in the design of PCB power delivery network (PDN) systems, demonstrate the decap optimizing tool, and will cover the measurement methodology for the PDN impedance of the power supply plane of the PCB.

  • True Signal / Power Integrity Co-Extraction and Simulation

    We present a rigorous approach to signal/power integrity modelling using a single model for the channel that includes both signal nets and power delivery network, allowing SI/PI co-simulation with unprecedented accuracy. 3D EM simulation and model extraction...

  • PCB and Package Co-Design and Co-Optimization

    The drive for higher performance leads to increasing complexity and miniaturization of electronic circuit on-chip, more functionality on package level and high density PCB boards. PCB/Package designers are therefore taking the electrical environment via...

  • High-Speed Serial Link: Full-Wave EM Modeling Methodology and Measurement Correlation

    Different aspects of the challenges in high-speed link modeling will be covered, including chips, packages, PCB’s, connectors and their interactions. Full-wave EM modeling of link will be demonstrated and correlation for both passive and active measurements...

  • High Speed and High Power Connector Design

    In this eSeminar we will present the benefits of CST STUDIO SUITE® for the simulation of high-speed connectors. Multiple examples will be used to demonstrate features such as online TDR and cross-probing, with the aim of identifying impedance mismatches...

contact support

Your session has expired. Redirecting you to the login page...