CST – Computer Simulation Technology

Simulating Dielectric and Conductor Loss Components including the Influence of Trace Edge

 

The drive toward increased integration densities of electronic devices has led to smaller transmission line conductor sizes and structures consisting of multiple lossy dielectrics. At the same time, higher bit-rates of 100 GBits/s, has led to increased loss due to skin-effects. Losses in these types of transmission lines are often difficult to predict due to non-ideal transmission line cross-sections, including surface roughness and edge-shape effects. To develop realistic simulated insertion loss, all insertion loss components need to be considered and accounted for. Dielectric and conductor loss components require careful material parameterization and structure set up.

An overview of these parameterizations and set up will be given, including the trace cross-section shape influence on conductor loss, an often overlooked phenomenon. Options for including surface roughness contribution to conductor loss, for both full wave 3D and analytical models, will be explored.

0 of 5 Stars
5 Stars
0%
4 Stars
0%
3 Stars
0%
2 Stars
0%
1 Stars
0%

    Related Videos

  • PCB Design Rules that really matter

    Go beyond DFM rule checking. This presentation introduces a smart design rule checking platform that includes knowledge of the electrical signals on modern digital PCBs. Make sure that your design can be manufactured and will work.

  • PCB Design Rules that Really Matter

    Go beyond Design for Manufacturing (DFM) rule checking. This presentation introduces a smart design rule checking platform that includes knowledge of the electrical signals on modern digital PCBs. Make sure that your design can be manufactured and works.

  • Chip/Package/Board: Constraint Driven Co-Design

    This eSeminar proposes a global methodology which combines three dimensional electromagnetic analysis for PCB and package with chip power switching macro-modeling. Differences between a segmentation approach and an integrated/global approach are discussed...

  • High Speed and High Power Connector Design

    In this eSeminar we will present the benefits of CST Studio Suite® for the simulation of high-speed connectors. Multiple examples will be used to demonstrate features such as online TDR and cross-probing, with the aim of identifying impedance mismatches...

  • TSV and Interposer: Modeling, Design and Characterization

    The goal of this eSeminar is to demonstrate a complete design methodology for TSVs used in interposers by means of three 3D full wave EM simulations. A comparative analysis of various configurations of signal delivery networks in 3D interposers for high...

contact support

Your session has expired. Redirecting you to the login page...

We use cookie to operate this website, improve its usability, personalize your experience, and track visits. By continuing to use this site, you are consenting to use of cookies. You have the possibility to manage the parameters and choose whether to accept certain cookies while on the site. For more information, please read our updated privacy policy


Cookie Management

When you browse our website, cookies are enabled by default and data may be read or stored locally on your device. You can set your preferences below:


Functional cookies

These cookies enable additional functionality like saving preferences, allowing social interactions and analyzing usage for site optimization.


Advertising cookies

These cookies enable us and third parties to serve ads that are relevant to your interests.